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1 Introduction: Electronic Circuit Simulation
Electronic circuits are ubiquitous; they are used in numerous industries including: the
semiconductor, communication, robotics, auto, and music industries (among many others).
As products become more and more complicated, their electronic circuits also grow in size
and complexity [1]. This increased the need for circuit simulators to evaluate potential
designs before fabrication, as integrated circuit prototypes are expensive to build, and
troubleshooting is difficult. Circuit simulators were first created in the late 1960’s and
become more popular in the 1970’s due to the explosive growth of the integrated circuit
market [2].
In this report, we focus on the simulation of printed circuit boards (PCB’s) and intercon-
nects (as illustrated in Figure 1) both of which are of great importance in the semiconductor
industry. Interconnect and PCB simulation proceeds by using Maxwell’s equations to cre-
ate a mathematical model. The boundary element method is then used to discretize the
equations, and the variational form of the equations are then solved on the graph network
(an example of which is shown in Figure 1). This can then be co-simulated with the circuit
on the PCB or the circuit below the interconnect structure
The graph network used for the circuit simulation is very large and cumbersome since it
is automatically generated via a commercial software package. Because the graph network
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Figure 1 The electronic application: a printed circuit board diagram (left), an intercon-
nect structure (middle), and a simple graph network (right).
must be connected to the circuit simulator, a reduced order model, which will allow for
realistic simulations, is needed.
In this report, we focus on the development of mathematical and physical model order
reduction techniques and corresponding theory for the simulation of PCB’s and intercon-
nects. Two problems were formulated in this context. The goal of the first problem is to
develop a mathematical algorithm to reduce the size of the graph network which models the
substrate of the silicon layer in a PCB as a purely resistive network. This is discussed in
Sections 2 and 3. The goal of the second problem is to develop physically-realisable reduced
order models for the interconnect network above the silicon layer which cannot be modeled
as a purely resistive network. We introduce this question in Section 4. Stability, passiv-
ity, and realisability are important issues in the creation of physically-realisable reduced
order models, and are addressed in Sections 5, 6, and 7. Finally, in Section 8, we briefly
summarize the main results of the study group report.
2 Model Order Reduction in the Purely Resistive Case
To present the system of equations describing the physical properties of the circuit, we
need the following definitions.
Definition 2.1 A directed graph or network is a couple G = (U,A), where U is a finite
set and A a subset of U × U . The members of U are called nodes and those of A edges. G
is connected if for any pair u, v of nodes, there exists an (undirected) path from u to v in
G.
An edge of G will be denoted (u, v) or uv for short. The order of the vertices matters
because the graph is directed. As usual in graph theory, n will denote the number of nodes
of G and m the number of edges of G.
Definition 2.2 Let G = (U,A) be a directed graph. We say that G is complete if it
does not contain (u, u) for any u ∈ U and contains exactly one of (u, v) and (v, u) for any
pair {u, v} of vertices.
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We also need some preliminaries concerning the modelling of interconnect structure,
substrates, and circuits. For a structure modelled with a network consisting of resistors
only, the system of Kirchhoff’s equations is
R I − P V = 0, P T I = J,
where R is an m ×m diagonal resistance matrix, P the edge-node incidence matrix of G
(of dimension m × n), I an m-dimensional vector of currents flowing in the edges, V an
n-dimensional vector of voltages at the nodes, and J an n-dimensional vector of terminal
currents flowing into the interconnect system. J usually has many zeros, and is nonzero
only at the “external” nodes. Consequently, we are often only interested in M−1 restricted
to the terminals. From the above linear system one derives the equation
(
P TR−1P
)
V = J .
Let M denote the matrix P TR−1P . From M−1 one can deduce the resistances between all
pairs of nodes.
A node of the circuit is either an external node or an internal node; accordingly, we can
partition the node set U into the sets Ue (the subset of external nodes) and Ui (the set of
internal nodes). In order to test the circuit, it suffices to consider external nodes and the
resistances between pairs of such nodes. The first idea that comes to mind is to replace
the graph G by a complete graph G′ on Ue in which the resistance between two nodes u
and v is the same as that deduced from M−1 (for any pair {u, v}). Of course, this requires
the computation of M−1. Unfortunately, this computation is expensive since the number
of internal nodes is in general much larger than the number of external nodes. Problem 1
is to replace the graph G by a graph G′ containing all the external nodes but fewer internal
nodes, and the matrix M = P TR−1P by a matrix M ′ = (P ′)T (R′)−1P ′, where P ′ is the
edge-node incidence matrix of G′ and R′ is relatively easy to compute. In the next section
we show how this can be achieved if G contains a certain type of cutset.
2.1 Model reduction by means of cutsets. We need a few more definitions from
graph theory in order to describe a broad class of reductions.
Definition 2.3 Let G = (U,A) be a directed graph and U ′ a subset of U . We let A(U ′)
denote the set of edges both ends of which belong to U ′. The subgraph induced by U ′ is
the graph (U ′,A(U ′)).
Definition 2.4 Let G = (U,A) be a connected network. A cutset U ′ is a subset of U
such that the removal of U ′ results in a disconnected network.
Definition 2.5 Let G = (U,A) be a network. Given a nonempty and proper subset U ′
of U , we define the undirected cut which shores U ′ and U ′ as the set of all edges uv such
that either u ∈ U ′ and v ∈ U ′ or u ∈ U ′ and v ∈ U ′ holds.
In what follows we shall use the word “cut” to mean “undirected cut”.
We will now try to formalize the application of the idea of “cutset” to the problem of
reducing circuit size. Consider again the equation
(
P TR−1P
)
V = J and assume that in
the underlying network (which is purely resistive), there is a cutset U2. The removal of
U2 creates two subnetworks whose vertex sets are denoted by U1 and U3, respectively. We
assume that U1 does not contain any external node.
14 Model Order Reduction for Electronic Circuits
The matrix P can thus be partitioned as
A 0 0
B C 0
0 D 0
0 E F
0 0 G
 ,
where A (resp. D, G) is the edge-node incidence matrix of the subnetwork induced by
U1 (resp. U2, U3), the submatrix [B,C] is the edge-node incidence matrix of the cut with
shores U1 and U1, and the submatrix [E,F ] is the edge-node incidence matrix of the cut
with shores U3 and U3.
Example 2.6 In this example, U1 is the set {1, 2, 3, 4, 5, 6, 7}, U2 the set {8, 9, 10, 11},
and U3 the set of remaining nodes. Nodes 8 and 11 are external nodes, but U1 does
not contain any external node (although U3 may contain some). Note that the subgraph
(U2, E(U2)) may have an arbitrary “shape”; in the example, this subgraph is a path, but it
could also be a cycle, and it need not even be connected.
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Figure 2 A network with a cutset
In general, the matrix P TR−1P is the following.
AT BT 0 0 00 CT DT ET 0
0 0 0 F T GT


R−11 0 0 0 0
0 R−12 0 0 0
0 0 R−13 0 0
0 0 0 R−14 0
0 0 0 0 R−15


A 0 0
B C 0
0 D 0
0 E F
0 0 G
 =
ATR−11 A+BTR−12 B BTR−12 C 0CTR−12 B CTR−12 C +DTR−13 D + ETR−14 E ETR−14 F
0 F TR−14 E F
TR−14 F +G
TR−15 G
 .
Let the matrix on the right-hand side of the above equation be denoted by Msubstrate.
Model Order Reduction for Electronic Circuits 15
Finally, the system
(
P TR−1P
)
V = J can be rewritten as
Msubstrate
xy
z
 =
r1r2
r3
 (2.1)
for some vectors x, y, z, r1, r2 and r3 of appropriate dimensions. In this context, “re-
ducing the model” means removing the nodes in U1 and replacing the subgraph (U2,A(U2))
by a subgraph (U2,A0) (whose edge-node incidence matrix is H) such that(
HTR−16 H + E
TR−14 E E
TR−14 F
F TR−14 E F
TR−14 F +G
TR−15 G
)(
y
z
)
=
(
r2 −
(−CTR−12 BA′) r1
r3
)
(2.2)
has the same solution as Equation (2.1).
Let us denote by A′ the inverse of the upper left submatrix, i.e., the inverse of ATR−11 A+
BTR−12 B. Then x equals A
′ (r1 −BTR−12 Cy), and the replacement of x in the middle part
of the system yields(
CTR−12 B
)
A′
(
r1 −BTR−12 Cy
)
+
(
CTR−12 C +D
TR−13 D + E
TR−14 E
)
y + ETR−14 Fz = r2,
and thus(−CTR−12 BA′BTR−12 C + CTR−12 C +DTR−13 D) y+ETR−14 Ey+ETR−14 Fz = r2−(CTR−12 BA′) r1.
Let H be the incidence matrix of any complete graph on the set U2. One wishes to compute
a matrix R6 of resistances such that
−CTR−12 BA′BTR−12 C + CTR−12 C +DTR−13 D = HTR−16 H.
The system
(
P TR−1P
)
V = J could then be replaced by the system given in Equation
(2.2) above. Let us now look at the matrix HTR−16 H. Its rows and its columns correspond
to the vertices in U2. The entry of the matrix at the intersection of row u and column v
equals −1r , where r is the new resistance of edge (u, v). The sum of the columns of H is
the column-vector consisting of 0’s (denoted 0), and this implies that
(
HTR−16 H
)
1 equals
0 as well (where 1 denotes the vector all of whose components equal 1). We now show that
the matrix
−CTR−12 BA′BTR−12 C + CTR−12 C +DTR−13 D
has the same property. We also have to show that A′ exists and every off-diagonal entry of
CTR−12 BA
′BTR−12 C is nonnegative.
Lemma 2.7 The matrix ATR−11 A+B
TR−12 B is invertible and every off-diagonal entry
of CTR−12 BA
′BTR−12 C is nonnegative.
Proof For any nonzero vector z we have zTATR−11 Az ≥ 0 and zTBTR−12 Bz > 0.
Therefore ATR−11 A+B
TR−12 B is positive definite and hence invertible. On the other hand,
its off-diagonal entries are nonpositive, i.e., ATR−11 A + B
TR−12 B is a Z-matrix. Since its
eigenvalues are strictly positive, ATR−11 A + B
TR−12 B is also an M -matrix, which implies
that it is inverse-positive (see [3] for the definitions of Z-matrix and M -matrix and a proof of
this fact). This means that the entries of A′, the inverse of ATR−11 A+B
TR−12 B, are all non-
negative. Finally, all entries of the matrix CTR−12 BA
′BTR−12 C = (B
TR−12 C)
TA′BTR−12 C
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are nonnegative because the entries of A′ are nonnegative and those of BTR−12 C are non-
positive.
It follows easily from the preceding lemma that the off-diagonal entries of the matrix
−CTR−12 BA′BTR−12 C + CTR−12 C +DTR−13 D
are nonpositive, since CTR−12 C is a diagonal matrix and D
TR−13 D a Z-matrix. This implies
that the off-diagonal entries of HTR−16 H “make sense” from a physical point of view (i.e.,
the new resistances are nonnegative quantities).
Lemma 2.8 The column sum of the matrix
−CTR−12 BA′BTR−12 C + CTR−12 C +DTR−13 D
equals 0, i.e., (−CTR−12 BA′BTR−12 C + CTR−12 C +DTR−13 D) 1 = 0
holds.
Proof We first show that
(
A′BTR−12 C
)
1 equals −1. This is equivalent to proving that(
BTR−12 C
)
1 equals − (ATR−11 A+BTR−12 B) 1. But we have
− (ATR−11 A+BTR−12 B) 1 = − (BTR−12 B) 1 = (BTR−12 C) 1,
where the first equality follows from the fact that the column sum of A equals 0 and the
second from the fact that −B 1 equals C 1.
Since
(
A′BTR−12 C
)
1 equals −1 and (DTR−13 D) 1 equals 0, we obtain(−CTR−12 BA′BTR−12 C + CTR−12 C +DTR−13 D)1 = (−CTR−12 BA′BTR−12 C + CTR−12 C)1
= −CTR−12 BA′BTR−12 C 1 + CTR−12 C 1 = −CTR−12 B (−1) + CTR−12 C 1 = 0.
It follows from this lemma that if the entry of HTR−16 H at the intersection of row u and
column v (for any u, v such that u 6= v) is equal to the corresponding entry of the matrix
−CtR−12 BA′BtR−12 C + CtR−12 C +DtR−13 D, then the two matrices are identical.
We can now sketch a high-level algorithm for reducing the size of the original system.
1. Find a cutset U2 such that one shore of U2 contains all the external nodes.
2. Compute the inverse of ATR−11 A+B
TR−12 B, denoted A
′.
3. Compute the matrix −CTR−12 BA′BTR−12 C + CTR−12 C +DTR−13 D.
4. Remove the nodes in U1 and the edges incident to them from the circuit; replace the
subgraph induced by U2 by the graph H; and assign resistances to the edges of H
using the information computed in Step 3.
Not all such reductions will be useful, however. Let n1 (resp. n2) denote |U1| (resp |U2|).
The cutset U2 must be such that n1 is relatively small when compared to n, the total
number of nodes; otherwise computing the inverse of ATR−11 A+B
TR−12 B could be almost
as expensive as computing the inverse of P TR−1P . On the other hand, U2 cannot contain
many nodes (i.e., n2 must not be too large); otherwise the resulting circuit will be dense and
its testing will consume too much time. This means we need to do a check as to whether
or not the “reduction” is useful. For example, eliminating all internal nodes is usually not
an option.
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3 Graph Theoretic Algorithm
In this section, we further specify the reduction of the graph network outlined in Steps
1 and 4 above. Our algorithm for model reduction is based on the following rules:
1) The reduced graph must contain all external nodes of the original graph
2) The following figure illustrates the replacement rule we use.
This is known as the star-delta transformation in electronics and is related to Gaussian
Elimination. This transformation is valid, because the resistances on the edges of the ∆ can
be modified in such a way so as to maintain the resistances between each pair of external
nodes. Our strategy is to eliminate the regions that do not contain external nodes by
finding the shortest paths between all such pairs. Afterwards, we remove the edges that
have only one endpoint belonging to the shortest paths. We construct a complete graph on
the remaining edges as motivated by the above replacement rule.
Our algorithm is then as follows:
Step 1: Determine the shortest path between all external nodes E1, . . . , En.
Step 2: List all edges e1, . . . , ej which have at least one end point belonging to any shortest
path.
Step 3: Remove all edges stated in Step 2.
Step 4: Identify all components Ck, k = 1, . . . , t in this new graph.
Step 5: Apply the replacement rule if the number of edges in the complete graph K˜i is less
than or equal to the number of edges in Ck.
Step 6: Replace the edges from Step 2 for the components that did not replaced with a
complete graph.
Remark. One possible way to improve the algorithm’s efficiency might be to construct
only an expander graph of the remaining nodes (after constructing the shortest path between
all pairs of external nodes), because constructing a complete graph would significantly
increase the number of edges, and may thus not be very useful from a computational
perspective. An expander graph has high connectivity but is sparse. We believe that the
insertion of an expander graph would not violate the replacement rule.
In an extension of this report, the group is working to implement our graph theoretic
algorithm and to obtain results on NXP graph networks.
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4 Model Order Reduction for Physically Realisable Electronic Circuit Design
We now turn our attention to the interconnect network above the silicon layer on the
chip. This network provides the necessary connections between the individual semiconduc-
tor devices in the silicon. As a rule of thumb, the larger the distance between two devices,
the higher will be the metal layer in which the connection takes place. (See Figure 1 for
an example of an interconnect structure; interconnect structures can have up to ten metal
layers.) Problem 2 is to determine physically-realisable reduced order models for this inter-
connect network; this involves proving that the reduced system is stable and passive and
can be constructed from resistors, inductors, and capacitors.
Figure 3 The super nodes form a subset of the set of all nodes. Note that they are not
necessarily all exterior nodes.
The behaviour of the interconnect network of metal tracks can be determined only by
solving the Maxwell equations. The component equations (Maxwell and Kirchoff laws) for
the entire fine mesh circuit discretized via the boundary element method leads to the system
of equations
(R+ sL) I − PV = 0,
P T + sCV = J (s = jω).
(4.1)
Here we are looking at the system under the action of a source function proportional
to est where s is a complex constant, usually taken to be s = jω, where ω is a frequency
and j the imaginary unit. The use of a Laplace transform changes the system of differential
equations describing the circuit into a system of algebraic equations that can be rewritten
as follows: [(
R −P
P T 0
)
+ jω
(
L 0
0 C
)](
I
V
)
=
(
0
J
)
. (4.2)
We now wish to focus on a subset of nodes, the so called super nodes (see Figure 3). The
nodes represent a coarse graining of the full set of nodes. The coarse graining is associated
with a natural distance imposed by the maximum frequency ω applied to the system. It
makes little sense to have nodes on a finer scale than the wavelength of the electromagnetic
wave of frequency ν = ω/2pi. In this sense, a frequency ω corresponds to a length scale d
given by
d ≈ 2pic
ω
Stability can be mathematically phrased in terms of location in the complex plane of
roots of the characteristic equation for the system matrix. We turn now to the question of
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what happens to the system matrix when we go algorithmically from the set of all nodes to
the set of super nodes.
5 Stability of the Super Node Algorithm
The objective is to determine whether or not the matrix of the reduced system (after
the non-super nodes have been eliminated) is stable, given that R, L, and C are symmetric
positive definite (SPD).
The stability of the reduced system may be established by determining if the original
system, now in the form (4.2), has all its eigenvalues in the right half-plane for any value
of the physical parameter s.
Theorem 5.1 The eigenvalues of the reduced system all lie in the right half-plane.
Thus, the reduced system is stable for any value of the physical parameter s.
Proof We consider two cases, i.e., s = 0 and s 6= 0.
Case 1: s = 0. If s = 0, system (4.2) becomes[
R −P
P T 0
](
I
V
)
=
(
0
J
)
, (5.1)
which can be reduced by elimination to the following,
P TR−1PV = J. (5.2)
The coefficient matrix P TR−1P is called the admittance matrix, and it is easy to show
that it is SPD. (See also Section 2.) Hence, the reduced system (5.1) of super nodes is also
SPD being a principal submatrix of the admittance matrix. Therefore, the eigenvalues for
the reduced system (5.1) lie in the right half-plane.
Case 2: s 6= 0. In this case, ω 6= 0, and the matrix in system (4.2) can be expressed in
the form
A+ jB, (5.3)
where
A =
(
R −P
P T 0
)
, (5.4)
and
B = ω
(
L 0
0 C
)
. (5.5)
We will use contradiction to prove that all the eigenvalues of this complex matrix,
consisting of the real matrices A and B as the real and imaginary parts, lie in the right
half-plane.
Suppose that there is an eigenvalue, , in the left half-plane. Then,
det (A+ jB − I) = det
([
R+ jωL −P
P T jωC
]
− I
)
= 0. (5.6)
There is continuous dependence of the eigenvalues on the parameter. So, by continuity,
there exists an ω for which  lies on the imaginary axis. That is,  = −0j. Using a Schur
complement approach,
det(A+ jB + 0jI) = det(jωC − 0jI) · det
[
(R+ jωL+ 0jI) + P (jωC + 0jI)
−1 P T
]
.
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Consider the matrix
[
(R+ jωL+ 0jI) + P (jωC + 0jI)
−1 P T
]
= R+ jωL+ j0I − jP (ωC + 0I)−1 P T ,
= R+ j
[
ωL+ 0I − P (ωC + 0I)−1 P T
]
.
(5.7)
Since R is SPD and
[
ωL+ 0I − P (ωC + 0I)−1 P T
]
is symmetric, it follows that
det (A+ jB − I) is nonzero. Hence the reduced system, which corresponds to the matrix
in (5.3), is stable.
Consequently, system (4.2) is stable for any value of s. The reduced system after
performing a rank-1 correction has the same structure as the original system; hence, the
rank-1 reduced system is also stable.
6 Passivity of the Super Node Algorithm
Physically, a stable system is a system whose solutions will stay bounded with time
for bounded input; this corresponds mathematically to a system whose eigenvalues are such
that the solutions to the homogeneous equations contain damped exponential functions. The
contribution of these solutions to the complete solution will then diminish on a characteristic
time scale, the so-called transient time scale.
A passive system is a stable system which contains only components that absorb energy,
such that the system encounters no power gain. Components may consume energy or store
energy but may not produce energy or direct energy into the system from outside.
Passivity is a ’strong’ property, both in the sense that passive systems are stable, but
stable systems are not necessarily passive, but also because of the following:
Theorem 6.1 Passivity is an additive property: If two passive systems are intercon-
nected, the combined system will be passive and therefore stable.
Note that a similar theorem does not hold for stability; if two separately stable systems
are interconnected, the combined system will not necessarily be stable.
The mathematical criterion for passivity is that the appropriate transfer function, which
can be derived from the Laplace transform which changed the system of differential equa-
tions describing the circuit into a system of algebraic equations (as described in Section 4),
taken as a function of jω, has positive real part.
For the case of node reductions, one may ask: Will any reduction, i.e., one node being
removed from the system, conserve passivity, and therefore stability?
In an extension of this report, the group is working to prove passivity of the super node
algorithm.
7 Physical Realisability
In this section, we are concerned with the elimination of nodes occurring in the super
node algorithm. We would like to prove that after such an elimination, the reduced system
is realizable, i.e., satisfies Kirchhoff’s laws. In the non resistive case, Kirchhoff’s equations
are
RI − PV − jωLI = 0, P T I − jωKV = J,
where j denotes the square root of −1, ω is a positive constant, L is an m×m inductance
matrix, K an n × n capacitance matrix, and all the other parameters and unknowns have
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the same meaning as before. The system of which V is the “solution” is now(
P T (R− jωL)−1P − jωK)V = J.
Assume that we wish to remove from the network some nodes that are not super nodes. If
we denote this set of nodes by U1, the set of nodes adjacent to them by U2, and the set of
remaining nodes (including all the super nodes) by U3, we can decompose the network and
the edge-node incidence matrix in exactly the same way as in the previous section. Indeed,
U2 is a cutset in the present case also.
We let Ki denote the capacitance submatrix corresponding to Ui for i ∈ {1, 2, 3}, and
let Ti denote the matrix Ri + jωLi for i ∈ {1, 2, 3, 4, 5}. Then the system(
P T (R− jωL)−1P − jωK)V = J
can be rewritten as
Minterconnect
xy
z
 =
r1r2
r3
 ,
where
Minterconnect =
 N BTT−12 C 0CTT−12 B Q ETT−14 F
0 F TT−14 E S
 .
Here N = ATT−11 A+B
TT−12 B− jωK1, Q = CTT−12 C +DTT−13 D+ETT−14 E− jωK2, and
S = F TT−14 F +G
TT−15 G− jωK3.
Let us denote by A′ the inverse of ATT−11 A + B
TT−12 B − jωK1. Then x is equal to
A′
(
r1 −BTT−12 Cy
)
, and the replacement of x in the middle part of the system yields(−CTT−12 BA′BTT−12 C + CTT−12 C +DTT−13 D − jωK2) y + ETT−14 Ey + ETT−14 Fz
= r2 −
(
CTT−12 BA
′) r1.
Let H be the incidence matrix of any complete graph on the set U2. One wishes to compute
a matrix R6 of resistances, a matrix L6 of inductances, and a matrix K4 of capacitances
such that
−CTT−12 BA′BTT−12 C + CTT−12 C +DTT−13 D − jωK2 = HT (R6 + jωL6)−1H − jωK4.
Note that if we decide to remove the nodes one at a time, we may assume that A is
vacuous (there is no edge in the subgraph induced by a single node, say, u). Also we may
assume that all the edges incident to u are directed away from u. Then the matrix B is a
vector all of whose entries equal 1, and C is the identity matrix. These assumptions, made
without loss of generality, should simplify the calculations. In an extension of this report,
the group is working to prove that the reduced system is physically realisable.
8 Conclusions
In conclusion, we were able to make progress along two directions. First, for the sub-
strate, where we needed to drastically reduce a large resistive network, a graph-theoretic
algorithm has been formulated. This algorithm includes two new features: (1) the elimi-
nation of large sets of internal nodes that are far from external nodes and (2) the use of
cutsets. Our future work will focus on implementing our graph-theoretic algorithm and
comparing its performance to existing techniques for model order reduction on NXP graph
networks.
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Second, for the interconnect structures, a thorough investigation has been performed
to see how stability and passivity can be preserved whenever non-super nodes (and corre-
sponding current branches) are eliminated. This is an entirely new way of looking at the
problem. Previous techniques were based mainly on Krylov subspace and truncated bal-
anced realization methods from numerical linear algebra and systems and control theory,
respectively, whereas current research is focussed on linear problems with many inputs or
specific structures, parameterized model order reduction, techniques for coupled problems,
and methods for nonlinear problems [4, 5]. We proved that the resulting reduced systems
are all stable and passive. Future work needs to concentrate on investigating the nonzero
off-diagonal blocks in the
(
L 0
0 C
)
matrix. It may happen that these blocks end up being
0 automatically if one makes the correct choice of nodes and/or branches to be deleted from
the network.
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